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WEATHER SATELLITE PICTURE RECEIVING STATIONS,
APT DIGITAL SCAN CONVERTER 
Charles H. Vermillion and John C. Kamowski
Goddard Space Flight Center 
INTRODUCTION 
Automatic picture transmission (APT), a direct readout of weather photographs from 
operational meteorological satellites, is presently used by over 100 countries as a basic part 
of their forecast service. Some of the electro mechanical display equipment at the receiving 
stations are not readily adjustable to the format of the new APT scanning radiometers that 
has replaced the old APT systems used over the past 10 years. In addition to the different 
scanning rate, the APT system does not correct for the panoramic distortion inherent in 
scanning the curvature of the earth's surface. In many display equipments, the data re-
ceived from the satellite may be shown directly with no modification. Most frequently, 
the electro mechanical displays found in the receiving stations are not easily converted to 
accept data of a time-based difference and/or to perform the selection and correction of 
the APT data necessary for meaningful picture processing. It is for these reasons that the 
APT Digital Scan Converter was developed. 
The converter is connected between the RF receiver and the input to the hard copy/visual 
display in the receiving system of the APT ground station. It electronically alters the APT 
data received from the satellite. 
Figure 1 is a photograph of the prototype of the APT Digital Scan Converter, built at NASA, 
which is an inexpensive and reliable solution to the data display problem. It can be built 
by anyone competent in digital electronics from off-the-shelf components which are readily 
available in most parts of the world. 
The information necessary to understand the circuit theory, functional operation, and 
general construction of the converter is provided herein. Also provided are detailed circuit 
and wiring drawings, photographs and dimensional data which should be used as a guide to 
the mechanical construction of the unit. A unit built in another part of the world may dif-
fer with respect to personal perference and local component availability. 
GENERAL DESCRIPTION 
Physical 
For portability and ease of construction, the APT Digital Scan Converter is housed in a 
standard electronics equipment case measuring 28 by 28 by 46 cm (11 by 11 by 18 in.); the
Figure 1. APT Digital Scan Converter
unit weighs approximately 9 kg (20 lb). Contained in the case is a 25 by 40 by 7.5 cm 
(10 by 17 by 3 in.) preformed chassis onto which are mounted nine circuit card holders, 
three power supplies, and the front panel of the unit. The power and some cabling connec-
tions are located on the rear of the chassis, with the remainder of the cabling connections 
and the operational controls located on the front panel. 
Functional 
The converter receives data synchronous with a 48-rpm scanning radiometer in a meteoro-
logical satellite. The converter demodulates a 2.4 kHz subcarrier, and processes the resulting 
video. The video is filtered and processed to reduce aliasing in the video in the digitized 
form. Additionally, the scan converter provides the option to correct for the earth's curva-
ture, if so desired. After analog processing, the one scan line of video is digitized and stored 
in memory. At the first opportunity, the digital data is clocked out of memory at a rate 
compatible with the scanning rate of the display monitor and reconverted to an analog sig-
nal. This video is used to modulate a 2.4 kHz subcarrier which is filtered and provided to 
the display monitor. (See figure 2.) 
Satellite Data Format 
To understand the principle of operation of the converter, it is necessary to first understand 
the data format of the signal received from the satellite. 
Figure 3 shows that IR and VIS data are transmitted alternately. The beginning of each 
transmission is marked by 7 cycles of 300 Hz which is followed by 24.45 ms of pre-earth 
scan. it is important to note that the voltage levels of pre-earth scan for JR is opposite to 
that of VIS. That is, pre-earth for JR is at a high voltage level and the voltage for VIS is 
low. These two parameters (the sync bursts and the pre-earth scan) enable a logic to be 
devised which allows the scan converter operator to select the data (VIS or IR) he wishes 
to examine. 
Next in the sequence is 377.78 ms of earth scan data. This time is fixed by the angular 
velocity of the satellite's scanning radiometer (48 rpm) and the ratio of the satellite altitude 
and earth's diameter. Other data, not pertinent to this scan converter, are transmitted in 
the following 199.44 ms after which the alternate sequence begins. 
SYSTEM AND CIRCUIT DESCRIPTIONS 
System Description 
The APT Digital Scan Converter basically performs the following functions: 
1. Detects the 300 Hz sync burst, 
2. Performs IR/VIS selection by pre-earth examination, 
3. Selects the portion of earth surface to be examined,
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4. Reformats the data in a time base compatible with the time base of the display, 
and 
5. Corrects for panoramic distortion, if desired by the scan converter operator. 
The 2.4 kHz amplitude modulated data enters both the Sync Pulse Generator Card (Card 6) 
and the Analog Signal Processing Card (Card 4) simultaneously (figure 4). 
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Figure 4. APT Digital Scan Converter, Functional Block Diagram 
Card 6 demodulates the 2.4 kHz subcarrier, detects the 300 Hz sync bursts, generates a 
time delay suitable for pre-earth scan examination and generates a primary sync pulse which 
is sent to the Timing and Clock Pulse Generator Card (Card 1). The timing sequence of 
these events is shown in figure 5. 
Simultaneously, the 2.4 kHz subcarrier is demodulated in the Analog Signal Processing and 
Amplitude Modulator Card (Card 4). The video is then amplitude-adjusted and filtered to 
eliminate any high frequency components which could cause aliasing in the digitizing proc-
ess. The processed analog video is sent to the AID portion of the Analog-to-Digital and 
Digital-to-Analog Converter Card (Card 3).
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The primary sync pulse enables the timer circuitry of Card 1. Card 1 generates a secondary 
sync pulse which enables the load and transfer oscillators. The outputs of these oscillators 
control the operation of the AID portion of Card 3 and the transfer of data in and out of 
memory. 
The Panoramic Distortion Correction Card (Card 5) generates a pulse train whose period 
for each pulse represents the same length of earth's surface. Therefore, by using this pulse 
train to control data sampling, correction for panoramic distortion is accomplished. Fur-
thermore, when these samples are stored in memory, each scan line in memory is in a linear 
format. 
The dump oscillator of Card 1 provides output data at a constant rate, compatible with the 
scan rate of the display monitor. 
The digital data leave the Memory Buffer Card (Card 2) and enter Card 3 for Digital-to-
Analog, D/A, conversion and are then forwarded to Card 4 for analog signal processing. In 
Card 4, the video is filtered. The processed video is then used to modulate a 2.4 kHz signal 
which is sent directly to the display monitor for observation and/or hard copy. 
This 2.4 kHz signal may be an integral part of the scan converter or it may be brought in 
from an external source. Because the stability requirements of an oscillator are usually the 
determining factor on its cost, it is important to understand the requirements of this 
2.4 kHz oscillator to determine the most cost effective option available. More stringent 
requirements of the 2.4 kHz oscillator are shown in Appendix E, Power Supplies/Precision 
Clock. 
Circuit Descriptions 
The descriptions of the circuits are arranged in a card order which follows the logical signal 
flow through the system. 
Sync Pulse Generator Card (Card 6) 
Figure 7 is a schematic diagram for Card 6. The Sync Pulse Generator (Card 6) provides a 
reference sync pulse from which scan angle 0 can be determined (figure 5). To achieve this 
function, Card 6: 
1. Detects and isolates the 300 Hz burst contained in the video data received from 
the scanning radiometer, 
2. Determines if the subsequent scan will be infrared (IR) or visible (VIS), 
Rejects spurious 300-Hz signals, and 
4. Produces the sync pulse.
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Brief Circuit Description 
Two bursts of seven cycles of 300 Hz are provided twice each sweep from the scanning 
radiometer. One burst precedes the IR scan and the other burst precedes the VIS,scan. 
The bursts occur when the scanner is at right angles to a line from the spacecraft to nadir. 
This angle is shown in figure 6 as A, and the bursts which define this angle are used as the 
references from which angle U is determined.
SPACECRAFT 
Figure 6. Spacecraft and Earth Geometry 
Detailed Circuit Description 
The video input (2.4 kHz AM subcarrier at pin 1 of Card 6) is amplified by UI and demodu-
lated by the full-wave detector circuit (figure 7) containing CR! and CR2 and amplified by 
U2. The signal then passes through a 300 Hz bandpass filter (U3) isolating seven cycles 
(1 burst) of the 300 Hz sync signal. The 300 Hz burst is then peak detected and squared 
by Schmitt Trigger US whose output drives a straight binary counter consisting of U6 and 
one half of U7. On the fourth' count, delay one-shot U! 0 is triggered which resets the 
counter and Schmitt Trigger and provides the sample, pulse for sync pulse generator U7B. 
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The demodulated signal from U2 also passes through a 30 Hz low-pass filter (Ri 2 and C5) 
and is squared by Schmitt Trigger U4. In addition, this circuit sets the threshold to deter-
mine the presence of black or white in the video signal during the interval that the scanner 
is looking at space (figure 6, angle a). Sync pulse generator U7B generates a 40 As sync 
pulse if the data input line, via the IR/VIS switch, is at a high level when the sample pulse 
is applied from Ui 0. The resulting sync pulse is applied to pin 14 of Card 6. It is then 
inverted and applied to the one-shot, Ui 1, which, when triggered, holds the divide-by-four 
counter in a reset state for approximately I 10 ms until the next sync burst is applied to 
the counter. This prevents false triggering of the counter by noise associated with the 
300 Hz signal. At the end of this period, one-shot U9 provides a reset pulse to reject any 
false counts occurring before the start of the next sync burst. This circuit functions as a 
retriggerable one-shot that generates a reset pulse only when the period between trigger 
pulses exceeds 4.5 ms.
13
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Panoramic Distortion Correction Card (Card 5) 
Figure 13 is a schematic diagram for Card 5. 
The Panoramic Distortion Correction Card (Card 5) corrects panoramic distortion associated 
with the incoming NOAA-3 or NOAA4 signal. This correction is accomplished by genera-
ting a curve which is proportional to the rate change of earth's surface relative to the angu-
lar velocity of the scanning radiometer. A detailed discussion of this nonlinearity is con-
tained in Appendix A. 
Brief Circuit Description 
The correction curve is generated by using three fundamental building blocks: a ramp 
generator, a diode shaper, and a voltage controlled oscillator. The ramp generator generates 
a linear ramp from 10.3 volts at the beginning of the scan representing the left extremity 
of the sweep to 0 volts at midpoint or nadir, back to 10.3 volts at the right extremity of 
the sweep. The time duration of the sweep from one extreme to the other is 340 ms 
(figure 8). This signal is then processed through a diode shaper to form the curve shown 
in figure 9. This function, when applied to the Voltage Controlled Oscillator (VCO), 
generates an output frequency proportional to the input voltage. The result is a frequency 
vs. time curve which represents the rate change of earth's surface with respect to the angu-
lar change of the scanning radiometer. After processing, each pulse period at the output of 
the VCO is equal to the same distance of the earth's surface. Each pulse of this pulse train 
is shaped and sent to the Timing and Clock Pulse Generator Card (Card 1). 
I."	 340 ms	 I., 
Figure 8. Sweep Timer Duration 
Detailed Circuit Description 
The modified sync signal from Card 6, pin 14 enters Card 5 at pin 3 (figure 13) and is 
shaped by capacitors Cl and C2, and resistors R7 and R8 and applied to the base of trans-
lator Q2. Transistor Q2 acts as a shorting switch across capacitor C3 of the sweep generator. 
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Figure 9. Curve Processed Through Diode Shaper 
The rate at which capacitor C3 charges is a function of voltage applied to resistor R6 through 
resistor network R3, R4, and R5. Zener diode LVA68A limits the output of amplifier U1A 
(figure 10) to 6.8 volts. Control R4 adjusts the slope of the ramp such that the output volt-
age of U1A goes from 0 to 6.8 volts in 340 ms. U1B is an offset amplifier that amplifies 
and equally balances the 6.8 volt sweep above and below ground. The gain of amplifier U1B 
is determined by resistors RI 1 and R14 and is approximately 3. The output of amplifier 
U1B, therefore, swings 20.6 volts with a 6.8 volt input. Resistor R13 provides the offset 
current that adjusts the output of amplifier U1B to swing from -10.3 volts to +10.3 volts 
when the output of amplifier U1A (pin 12) swings from 6.8 to  volts (figure 11). 
+6.8V	 H	 340 ms 
0v—
Figure 10. Output of Amplifier U1  
The function of amplifier U2A is to rectify the output of amplifier U1B. The gain of ampli-
fier U2A is set by resistors R16 and Rl 8 to unity as pin 10 of amplifier U1B goes positive. 
The gain of amplifier U2A is 0 as pin 10 of amplifier U1B goes negative. The output of 
amplifier U213 is shown in figure 12. Amplifier U213 sums the output of amplifiers UIB 
and U2A through resistors Ri 9, R20, and R2 1. The gain of amplifier U213 is unity through 
resistors R19 and R21 and the gain is two (2) through resistors R20 and R21. The output 
of amplifier U213 is the sum of these two input currents. The output of amplifier U213 is 
fed into a diode shaping network. The method for determining the values of the resistors 
iii this network is shown in Appendix B. 
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Figure 11. Offset Current Which Adjusts Output of Amplifier U1B 
Consistent with the operation of a summing amplifier, pin 1 of amplifier U3A is essentially 
at ground potential and all current out of the resistor diode network sums through resistor 
R33. Diodes CR5, CR4, CR3, and CR6 switch-in resistor networks R29-R30, R27-R28, 
R25-R26, and R23-R24 which provide voltages 2.409 volts, 5.18 volts, 7.409 volts and 
9.276 volts, respectively. The currents are summed from these diodes to form the output 
of amplifier U3A which is provided directly into One-to-One Inverter U4A whose output is 
shown in figure 9. Amplifier U413 is a summing amplifier that scales the output correction 
curve to the rate change of the earth's surface with respect to the angular velocity of the 
scanning radiometer of the satellite. As shown in Appendix B, the ratio of the maximum 
current through resistor R34 and the current through resistor R36 should be 4.69 to 1. 
These currents are summed through resistor R38, allowing a maximum voltage output of 
approximately -10 volts at amplifier U313. Amplifiers USA and U513 combine to form the 
Voltage Controlled Oscillator and Gate. Amplifier 05A is a standard integrator circuit 
whose charging capacitor is shunted by transistor switch Q3. Amplifier U513 is a zero-
crossing detector and gate whose output is connected to transistor Q3. Since amplifier U5A 
is a high-gain amplifier, it is reasonable to assume that all current through resistors R35 and 
R40 goes through capacitor CS. Since pin 1 of amplifier USA is assumed to be ground 
potential, a constant voltage at the output of amplifier U413, pin 10, will produce a constant 
current through resistors R35 and R40. This constant current through capacitor CS pro-
duces a linear voltage buildup across C5. The output of amplifier USA is fed through the 
voltage divider resistors, R44 and R46, to pin 6 of amplifier U513. As pin 6 of amplifier 
USB crosses zero in the positive direction, pin 10 of amplifier USB goes to saturation in 
the positive direction, applying this voltage to the base of transistor Q3 through resistor R42 
19
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and reinforcing the input at pin 6 of amplifier U513 through resistor R45. Resistors R58, 
R47, and R57 and diodes CR7 and CR8 are the gating components which enable the 
Voltage Controlled Oscillator. Diode CR8 allows pin 6 of ampliifer U5B to go from 
-15 volts to approximately +0.5 volt. When the voltage above 3 volts is applied to pin 12 
of Card 5, pin 7 of amplifier U5B is biased above the positive 0.5 volt maximum which 
may be found on pin 6 of amplifier U5B. Therefore, amplifier U5 B, pin 10, stays low or 
at -15 volts for any voltage from -15 to +15 volts at the output of amplifier USA, pin 12. 
With V/F control voltage present at pin 12 of Card 5, the output of amplifier USA is at 
positive saturation. When the V/F control voltage is removed from pin 12 of Card 5, pin 7 
of amplifier USB is at ground potential. Pin 12 of amplifier USA goes to positive saturation 
which enables transistor 03 and oscillation begins. 
Timer/Delay U6 is a one-shot multivibrator that shapes the output of amplifier US. This 
shape pulse train is then fed through pin 20 of Card S.
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Analog Signal Processing Card (Card 4) 
Figure 18 is a schematic diagram for Card 4. 
The Analog Signal Processing Card (Card 4) amplifies, filters, and demodulates the incoming 
2.4 kHz subcarrier and conditions the detected video for the analog-to-digital conversion. 
This card also receives video from the Digital-to-Analog, D/A, portion of Card 3 and ampli-
tude modulates the 2.4 kHz carrier. 
Brief Circuit Description 
The 2.4 kHz subcarrier is first processed by a single-pole low-pass filter with a 3 dB point at 
6.8 kHz. This signal is detected with a precision full-wave rectifier and filtered by a two-
pole Butterworth filter to remove the rectified carrier. The video is then amplified by a 
variable gain filter which uses an offset current to provide contrast and black-level controls. 
The video leaves Card 4 for digital processing. After the digital processing is performed and 
the processed video returns, it uses an operational/amplifier-chopper/modulator to modu-
late a 2.4 kHz signal. The remodulated signal is then filtered to suppress the high frequency 
components generated by the chopping action. 
Detailed Circuit Description 
The modulated subcarrier is applied to Card 4 at pin 18 (figure 18). Capacitor Cl eliminates 
any d.c. voltage in the 2.4 kHz input signal. Resistor R  is a gain control which is adjusted 
to ensure that subsequent amplifier stages are not operating in saturation. Amplifier U1A 
is a single-pole low-pass filter amplifier with a gain of two (2) and a bandpass of 6.1 kHz. 
Amplifiers U2A and U2B form a precision full-wave rectifier used as a demodulator. Ampli-
fier U2A half-wave rectifies and amplifies the output of amplifier U1A at pin 12 without 
the distortion normally accompanying diode switching at low levels. 
As the output of amplifier U1A at pin 12 goes positive, the output of amplifier U2A swings 
negative, passing the current of resistor R4 through diode CR2. The output voltage of ampli
-
fier U2A at pin 12 is a negative voltage equal to the drop across diode CR2 in the forward 
direction (approximately 0.5 volts). Diode CR1 is back-biased and therefore not conducting 
current. The potential at the cathode of diode CR! is essentially the same as that of pin 1 
of amplifier U2A which is essentially at ground potential. 
As the output of amplifier U1A at pin 12 goes negative, the output of amplifier U2A at 
pin 12 goes positive. Since pin 1 of amplifier U2A is essentially at ground potential, diode 
CR1 is forward-biased, diode CR2 is back-biased, and the gain of the amplifier, set by 
resistors R4 and R5, is two (2). 
Amplifier U2B is a one-to-one summing amplifier which sums the output voltage of ampli-
fier U1A at pin 12 and the voltage at the, cathode of diode CR1. Figure 14 shows how these 
two voltages result in full-wave rectification. 
24
+1 V
_ 	 OUTPUT OF AMPLIFIER U1A
AT PIN 12 
OUTPUT AT CATHODE 
—2VIJ 7 OF DIODE CR1 
_::
OUTPUT OF AMPLIFIER U2B 
AT PIN 100 
Figure 14. Output Voltage Summing Resulting in Full-Wave Rectification 
It may be necessary to adjust the value of R5 such that the gain of amplifier U2A is exactly 
two (2). 
The output of amplifier U213 is applied to a two-pole Butterworth filter of amplifier U3A. 
Its characteristics are shown in figure 15. 
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Figure 15. Characteristics of Amplifier 1.1213 Output
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The 3 dB cutoff frequency of the filter was selected at 511 Hz which optimized the quality 
of both IR and VIS data. Five hundred eleven (511) Hz is well above the satellites' 450 Hz 
bandpass in the JR and improves the signal-to-noise ratio of both the IR and VIS data. 
This is accomplished with little or no deterioration of the VIS modulation transfer function. 
Amplifier U3B is a variable gain amplifier. Its gain is adjusted by potentiometer RI 15. The 
gain is determined by resistor R14 and potentiometer Ri 15 and is variable from 0 to 20. 
Potentiometer RI 16 is connected between -15 volts and +15 volts and is the voltage source 
from which offset current is provided to alter the black level of the incoming signal. The 
video is sent to the analog-to-digital, AID, portion of Card 3 through pin 13 of Card 4. 
The processed video is returned to Card 4 through pin 32 to resistor R24 which is a gain 
control through which the output of amplifier Ui B can be adjusted for optimum perfor-
mance. Amplifier U1B has a gain of three (3) which is determined by resistors R25 and 
R21. The processed video from amplifier Ui B is provided to modulator U4A. 
At pin 33, a 2.4 kHz signal enters and is applied to the base of transistor Q  through capa-
citor C7, resistor Ri 8, and resistor R22. Transistor Q 1 acts as a switch which shorts pin 6 
of amplifier U4A to ground when turned on. When pin '6 is at ground, amplifier U4A is an 
inverting one-to-one amplifier in which the output is the inverse of the input. When tran-
sistor Q 1 is open, pins 6 and 7 of amplifier U4A are at the same potential as the output of 
amplifier U1B and consequently, amplifier U4A acts as a positive voltage follower in which 
the output is equal to the input. Notice that the output of amplifier U4A is a modulated 
2.4 kHz signal if the output of amplifier UI B is always positive and contains frequencies 
of less than one-half of the clock frequency (figure 16). 
Amplifier U413 is a two-pole low-pass Butterworth filter with a 3 dB point at 5.7 kHz. This 
stage suppresses the high frequency components of the chopped modulated signal of ampli-
fier U4A (figure 17). 
R38 protects the output of amplifier U4A against short circuits and R39 provides a variable 
output adjusted to match the input voltage requirements of the display monitor.. 
The modified video is sent to the video out jack, J 103, on the rear chassis assembly 
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Analog-To-Digital and Digital-To-Analog Converter Card (Card 3) 
Figure 19 is a schematic diagram for Card 3. 
The Analog-to-Digital and Digital-to-Analog Converter Card (Card 3) performs the analog-
to-digital, AID, and digital-to-analog, D/A, conversion functions. 
Brief Circuit Description 
Because the Detailed Circuit Description is brief in itself, this section is left blank inten-
tionally. 
Detailed Circuit Description 
Card 3 possesses two independent converter circuits. One is the analog-to-digital (AID) 
circuit and the other is the digital-to-analog (D/A) circuit. 
The video from the Analog Signal Processing Card (Card 4) is digitized by the analog-to-
digital converter into 8-bit words at a rate determined by the frequency set on the load 
clock of the Memory Buffer Card (Card 2) which will be approximately 3.0 kHz.. Each 
conversion requires approximately 40 ps to complete, which is more than adequate for 
this application. The analog-to-digital converter is calibrated so that a 0 to +10 volts 
range represents a binary output from 0 to 255. The output may be monitored on pins 5 
through 8 and 10 through 13 of Card 3. Pin 5 is the most significant bit (MSB) and pin 13 
the least significant bit (LSB). The logic is positive and therefore, a binary "I" is repre-
sented by a high voltage and a binary "0" is represented by a low or zero voltage. This digi-
tized video is sent in parallel word format to the Memory Buffer Card (Card 2). 
The processed digitized video is received from the memory buffer (card 2) via pins 14 
through 21, with pin 14 representing the MSB and pin 21 representing the LSB. This paral-
lel word format to the digital-to-analog converter, converts bits 1 through 8, and is provided 
at pin 15 of U2 as an analog voltage calibrated from 0 to 1 volt for a binary input of 0 to 
255. This output is applied to the non-inverting amplifier U3 which has again often (10) 
determined by resistors R4 and R5. The output, therefore, goes from 0 to 10 volts for an 
input of 0 to 1 volt. Amplifier Ul also is a single-pole low-pass filter with a 3 dB point at 
1.7 kHz. The output of amplifier Ul is sent via pin 25 of Card 3 to the Analog Signal 
Processing Card (Card 4).
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Memory Buffer Card (Card 2) 
Figure 22 is a schematic diagram of Card 2. 
The Memory Buffer Card (Card 2) serves two functions: (1) to convert the 48 line per scan 
radiometer data to be compatible with the scan rate of the output display equipment at the 
APT ground station, and (2) to correct the panoramic distortion contained in the radiome-
ter scan images. Achievement of the latter function requires use of the timing functions of 
Cards 1 and 5. 
Brief Circuit Description 
The buffer consists of three independent 8-bit, 1024-word memories referred to as Buffers 
A, B, and C. Buffer A is controlled by two sets of clock pulse trains, the load-clock pulse 
trains and the transfer-clock pulse trains (figure 20). The data are provided to this buffer 
in a parallel format from the analog-to-digital (AID) portion of Card 3. Buffer A is connec-
ted in a pipeline configuration and as such, new words put into memory wipe out the last 
word in memory. The load- and transfer-pulse trains of Buffer A are asynchronous with the 
dump operation of Buffers B or C and therefore transfers its data totally independent of 
the operations of Buffers B and C. 
Buffers B and C are also controlled by two sets of clock-pulse trains, the transfer-clock-pulse 
train and the dump-clock pulse train. The operational difference between Buffer A and 
Buffers B and C is that Buffer A will accept either of the two pulse-trains while Buffers B 
and C will accept only one each of the two pulse-trains (that is, when Buffer B is accepting 
the transfer clock-pulse trains, then Buffer C will accept only the dump-clock pulse train, 
and vice versa). Register-Select signals determine which buffer will dump and which one 
will accept clock-pulse trains for the next data transfer from Buffer A. 
Because (1) the dump clock pulses are set at a rate slightly less than the scan rate of the dis-
play monitor (1024 pulses per scan), and (2) data transfer is performed completely indepen-
dent of the dump function, two dump buffers are required. When Buffer B is operating as 
the standby buffer ready to accept data from Buffer A (data transfer cycle), Buffer C is 
performing the dump function on the last scan line of data received. Once Buffer B is 
filled with new data and Buffer C has completed dumping a complete line of data, Buffer B 
assumes the role of the dumping-buffer and Buffer C becomes the standby-buffer. This 
toggling action between Buffers B and C continues until the last line of data is transferred. 
At that time, the buffer that last assumed the dumping function will continue dumping the 
same data until new data are inserted or the machine is turned off. 
Detailed Circuit Description 
The load- and transfer-pulses enter Card 2 at pin 10 (figure 22). The 8-bit data word is 
applied to pins 1 through 8 with the most significant bit (MSB) being on pin 1 and the least 
significant bit (LSB) being on pin 8. Ul through U8 are Metal Oxide Silicon, MOS, type 
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shift registers, constructed in a 1-bit by 1024-stage format. On each register, the input bit 
is applied to pin 5, the shifting clock pulse to pin 6 and the output in on pin 7. The regis-
ters are enabled by applying +5 volts to pin 3 and disabled when pin 3 is at or near zero 
voltage potential. In Buffer A, pin 3 of all registers is at ground potential and therefore the 
register will shift on command by either the load-or the transfer-clock pulses. 
Buffers B and C are configured so that each register may either accept new data at pin 6 or 
recirculate old data through pin 7. When pin 3 is at logical "1", data circulate from pin 1 
to pin 7 through the register again to pin 1; this process is in synchronization with the 
clock-pulses at pin 6. When pin 3 is at logical "0", the data at pin 5 are entered into the 
register and the data at the output (pin 1) are lost. 
The Register-Select signals enter Card 2 through pins 12 and 13. The Register-Select signals 
B and C toggle, first having pin 12 at logical "1" and pin 13 at logical "0" and vice versa. 
The purpose of the Register-Select signals is to select which Buffer (B or C) will operate as 
the Standby-Buffer and which one as the Dump-Buffer. 
U25, U26, and U27 are gates configured as shown in figure 21. Figure 21A shows the con-
nection of U25 into the system. The transfer-clock pulses are connected to the AND gates 
B 1 , B2 , A3 , and A4 . The dump-clock pulses are connected to Al, A2 , B 3 , and B4 . The 
output of OR gates D 1 and D2
 are connected to Buffer B's clock pulse input, pin 6, and 
the output of OR gates D3 and D4
 are connected to Buffer C's clock pulse input, pin 6. 
Figure 21 A shows that a logical "I" at K  will enable all "A" AND gates routing the dump-
clock pulses to Buffer B and the transfer-clock pulses to Buffer C. A logical "1" at KB will 
enable all "B" AND gates, routing the dump-clock pulses to Buffer C and the transfer-clock 
pulses to Buffer B. 
Pins 12 and 13 of Card 2 are connected to pin 3 of each buffer. A logical "1" at pin 12 
selects Buffer B to receive new data and logical "1" at pin 13 selects Buffer C. 
Combining the action of the Register-Select signal on U25 and Buffers B and C, it can be 
noted that when a logical "1" is at pin 12, U25 selects Buffer B to receive the transfer-clock 
pulses and Buffer C to receive the dump-clock pulses. The logical "1" also appears at the 
Select Input, pin 3 of Buffer 1, enabling Buffer B to accept new data. A logical "1" at pin 
13 reverses the roles of Buffers B and C. 
Figure 21B shows the configuration of either U26 or U27. Since their operation is identical, 
only one of the gates will be shown and discussed. These gates are connected in such a 
manner that a logical "I" at pin 12 enables the "A" AND gates and the outputs of Buffer B 
are routed to pins 14 through 21 of Card 2. When a logic "1" exists at pin 13, the "B" AND 
gates are enabled and the outputs of Buffer C are routed to the output pins (pins 14 through 
21) of Card 2. 
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Timing and Clock Pulse Generator Card (Card 1) 
Figure 25 is a schematic diagram of Card 1. 
The Timing and Clock Pulse Generator Card (Card 1) generates the timing signals and clock 
pulses through the use of the following circuits: 
1. Load oscillator	 - 
2. Transfer oscillator 
3. Dump oscillator 
4. Time-base generator 
5. Buffer-toggling control. 
The Load Oscillator is used to generate a pulse train which initiates each sample of the input 
video by the Analog/Digital (AID) converter portion of Card 3 and simultaneously shifts 
Buffer A one stage per input pulse. 
The Transfer Oscillator is used to generate a pulse train which shifts the contents of Buffer 
A to either Buffer B or C whichever is selected for the Standby-to-Receive Mode. Each of 
the two buffers, Buffer A and the receiving buffer selected, either B or C, is shifted one 
stage per input pulse. 
The Dump Osêillator is used to generate a pulse train which shifts one of the selected buf-
fers, (B or C), to provide output data to the digital/analog (D/A) converter portion of 
Card 3. The output buffer is shifted one stage per input pulse. 
The Buffer-Toggling control circuits ensure that the transfer of output responsibility of 
Buffer B to Buffer C, or vice versa, is not permitted either while the output buffer is in 
the process of providing its data or while data are being transferred from Buffer A to Buf-
fer B or C, whichever is in the Standby-to-Receive state. 
Card 1 operates in two, modes, the normal mode (nonlinearized) and linear correction mode 
(linearized). In the nonlinearized mode, the APT Digital Scan Converter presents distorted 
data to the Display Monitor, correcting the scan time from the satellite's radiometer 48-
rpm format to the scan time of the Display Monitor. This correction will hereafter be 
referred to as Time-Based Correction. In this mode the operator may select a small sector 
of the area of earth's surface being transmitted by the satellite and amplify it to cover the 
full width of the Display Monitor. This is accomplished by adjusting the front panel's LOAD-
START control which will determine where the scan will begin and by adjusting the load 
oscillator frequency to coincide with the swath of earth's surface to be studied. 
In the linearized mode, the Load-Start time and load clock frequencies are preset and will 
present 35 percent (2,270 miles) of the distorted earth's surface transmitted by the satellite. 
Both the Time-Base Correction of the nonlinearized mode and Panoramic Distortion Correc-
tion are performed in this mode.
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Brief Circuit Description 
The operation of Card 1 functions in exactly the same manner for both linearized and non-
linearized modes with the exception of replacing the pulse train generated by its Load Oscil-
lator with the pulse train generated by the Load Oscillator of Card 5. Therefore, in the fol-
lowing discussion, distinction will be made as to the mode of operation only when applica-
ble. 
The primary sync signal is received from Card 6. A secondary sync signal is generated 
which, in the nonlinearized mode, is delayed by a time determined by the Front Panel 
LOAD START control. This control determines at which point in the transmitted scan 
the sampling begins. In the linearized mode this delay is fixed and is coincident and com-
patible with the slope at the beginning of the correction curve generated in Card 5. 
This delay is accomplished by using a one-shot multivibrator. The trailing edge of the one 
shot multivibrator sets the Flip-Flop S/RA, U2C and U21), which enables Load Oscillator 
U3. The output of S/RA is sent to the Analog/Digital (AID) portion of Card 3. The load 
pulses are counted by the counter US and when a count of 1024 pulses is reached, a Reset 
Pulse is generated (figure 23) which disables the Load Oscillator. 
The Reset Pulse initiates the enabling of the Transfer Oscillators U7A and U7B and readies 
the Buffer Toggling circuits. The output of the Transfer Oscillator also is counted and when 
a count of 1024 pulses is reached (meaning the transfer of new data to the Standby Buffer 
is complete), a second Reset Pulse is generated which disables the Transfer Oscillator, thus 
satisfying one of the two conditions required for Buffer Toggling. (These two conditions 
are discussed in more detail later in the text.) Both the Load and Transfer Oscillators now 
stand idle until a new sync pulse arrives from Card 6. 
The Time Base Generator is simply a countdown circuit which generates a pulse train whose 
frequency is selected from 96 ppm, 120 ppm, or 240 ppm. This pulse train is the reference 
to which the scan of the Display Monitor is synchronized. That is, the pulse out of the 
Time Base Generator must be coincident with the beginning of each scan of the display. 
Since this pulse represents the beginning of each scan of the Display Monitor, it is used to 
enable Dump Oscillator U8. The pulse train out of Dump Oscillator U8 is counted and 
when a count of 1024 pulses is reached, the Dump Oscillator is disabled and waits for the 
next time-base pulse. 
Detailed Circuit Description 
The primary sync pulse is brought into Card 1 through pin 1. Capacitor Cl removes any d.c. 
component from the incoming signal. Resistors RI and R2, diodes CR1 and CR2 shape and 
limit the input of U2A, pin 1, from 0 to +5 volts. Ul is a One-Shot Multivibrator whose 
pulse width is determined by R104, R3 and C3 in the linearized mode. The pulse width is 
variable in the nonlinear mode, enabling the Scan Converter Operator to begin sampling the 
incoming video from pre-earth to post-earth. In the linearized mode, the sampling begins 
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precisely 18.89 ms after sensing earth's edge at the beginning of the sweep. This pulse is 
inverted through U213 and routed to Card 5 through pin 3 of Card 1 which initiates the 
linearization function of Card 5. It is also provided through C4 to R5 and to CR3 of Card 1 
which sets Flip/Flop S/RA. 
By setting S/RA, pin 10 of U2C goes to a logical "0" state, disabling the Dump Oscillator 
of Card 5. Pin 11 of U21) goes to a logical "1" state, thus enabling Load Oscillator U3. 
The output of U3 goes through pin 5 of Card 1 to the NORMAL/UN correction switch 
Si 02, on the Front Panel. Switch S102 selects either load pulses from Card 5 or the load 
pulses from Card 1. The load pulses enter Card 1 through pin 6 and exit through pin 11 
to the Front Panel's test point, J107, the Analog/Digital (AID) portion of Card 3, and the 
buffer of Card 2. Additionally, load pulses are provided as input at pin 2 of Ui 3 through 
decoupling capacitor C16. U13 is a One-Shot Multivibrator which shapes and gives a uni-
form width to the load pulses coming from U3 of Card 5. Resistor R29 and capacitor C28 
determine that width. 
U713 and U7A are NOR gates configured to form the Transfer Oscillator. The frequency is 
determined by R 10 and C8. The function of R  1 is for protection of the Input of U713. Be-
cause the input impedance of U713, pin 6, is so high, Ri 1 has no influence on the frequency 
of the oscillator and therefore is not critical. The oscillator runs at approximately 500 kHz. 
The output of U12D, pin 11, and Ul3, pin 3, is the inputs of NOR gate U4C. When Load 
Oscillator U3 is disabled, pin 3 of U13 is -low; and when the Transfer Oscillator is disabled, 
pin 11 of Ui 2D is low, and since only one oscillator operates at a time, U4C acts as an OR 
gate. Therefore, the output of U4C will carry both load or transfer pulses. The output of 
U4C is inverted by U41) and this output is routed to the Buffer gates of Card 2. The output 
of U41) also feeds the input to the 1024 bit counter, US. 
The count of 1024 is sensed at pin 15 of US and is applied to pin 11 of US through R9 and 
C7 which resets the counter. Resistor R9 and capacitor C7 determine the width of the pulse 
at pin 15. This Reset Pulse resets Flip-Flop S/RA, thus disabling Load Oscillator U3, and 
Load Oscillator US, on Card 5. This Reset Pulse also toggles counter U6A. The output of 
U6A is a. c. coupled to one input of S/RB through C9 and shaping components RI 2 and CR4 
to pin 8 of U7C. C9, R12, and CR4 allow only narrow positive going pulses to reach pin 8 
of U7C. These pulses set pin 10 of U7C low or at logical "0", thus enabling Transfer Oscil-
lator U7. 
The 2.4 kHz clock-pulses enter Card 1 through pin 35. Transistor Q  is a pulse-shaping 
stage whose output feeds the clock input to the countdown circuit Ui 6, pin 10. The output 
of Ul6 is fed to NAN gates Ui8, Ul9 and U20 which detects the binary code 10110111000 
(binary 1500), binary code 10010110000 (binary 1200) and binary code 01001011000 
(binary 600) respectively. The outputs of the gates go to pins 27, 28, and 29 of Card 1 and 
to switch SlO3B on the Front Panel. Switch S1O3B selects the gate, producing a time base 
compatible with the Display Monitor. The output of the selected gate goes back into Card 1 
through pin 30 to pin 5 of U1 2B where it is inverted and routed through R21 and C18 to 
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the reset pin I  of U16. The length of the pulse at pm 4 of U1 2B is determined by R21 
and C18. This pulse is applied at pin 4 to reset Flip-Flop U15. Resetting U15 puts pin 2 
of Ui 5 to a logical "1" which enables Dump Oscillator U8. The output of U8, pin 3, is 
fed through decoupling capacitor C19 to U14, pin 2. U14 is a One-Shot Multivibrator 
which shapes and sizes the pulse and routes it to the Dumping Buffer of Card 2. The width 
of the pulse of Ul4is determined by R31 and C2 1. 
The period of the sync signal (primary and/or secondary sync pulses) and the period of the 
Time-Base Generator U16 are not equal. The period of the sync signal is equal to 1.25 sec 
and the period of the Time-Base Generator is 625 ms when 96 rpm is selected; 500 ms when 
120 rpm is selected; and 250 ms when 240 rpm is selected (figure 24). 
Therefore, data will be shifting into and out of Buffer A at a frequency that is totally inde-
pendent of the operation of the Dumping Buffers whose dump period is controlled by the 
Time Base Generator. 
To resolve this problem, an extra buffer is provided to operate in a Standby-to-Receive 
data mode while another buffer is dumping data to the Display Monitor. Once the buffer 
in the Standby-to-Receive data mode has received a complete line of new data, it must now 
assume the role of the Dumping Buffer and the buffer most recently dumping assumes the 
role of the Standby-to-Receive Buffer. 
This changeover cannot occur during the time that either the Output Buffer is dumping or 
the Standby-to-Receive Buffer is receiving data. Therefore, the logic of stages U12C, U71), 
U7C, and C9, RI 2 and CR4 must require that if, and only if, the two following conditions 
are met, the buffer responsibility of Buffer B and Buffer C be switched. 
1. The Dump Oscillator is inoperative. 
2. The Transfer Oscillator is inoperative. 
U6B is the Flip-Flop that toggles Buffer B and Buffer C of Card 2. The output of U613 tog-
gles only when a positive going edge of a Step Function or Pulse-Input signal is applied to 
pin 11 of U6B. This occurs only when S/RB is first set and then reset. S/RB is set by 
applying a positive voltage at pin 8 of U7C and zero potential at pin 13 .of U71). This con-
dition brings pin 10 of U7C to a logical "0". S/RB is reset by applying a positive voltage 
at pin 13 of U71) and zero voltage at pin 8 of U7C. This conditions brings pin 10 of U7C 
to a logical "1". Thus, a set followed by a reset generates a toggle of U6B. 
Figure 24 (Sheets 1 and 2 of 2) is a Timing Diagram showing the timing interrelationship 
between the Dump Oscillator control, the Transfer Oscillator and toggling Flip-Flop U6B. 
U613 occurs only when the Dump- and Transfer-Oscillators are disabled.
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CONSTRUCTING THE APT DIGITAL SCAN CONVERTER 
Construction of the APT Digital Scan Converter can be accomplished by carefully reading 
and studying the schematics, wiring diagram, and parts list provided in this document. Be-
cause it is anticipated that most supplies will be purchased locally, at each station, the 
parameters of the major components are supplied, along with a suggested source. The level 
of information provided is based on the assumption that the builder is competent in the 
field of electronics and has sufficient test equipment. (See Appendix C for a list of specific 
test equipment required.) 
The physical arrangement of the unit may be varied to adapt to the local ground station and 
the availability of mechanical components. Careful consideration must be given to matching 
the input and output impedance of the converter and the ground station equipment. Major 
considerations are: 
S	 Take every precaution to prevent wiring errors, 
•	 Check each component before it is used. 
Mechanical Assembly 
Major components of the mechanical assembly involve the chassis, case, and front panel. 
The APT Digital Scan Converter built at NASA uses a 29 by 40 by 7.4 cm (10 by 17 by 
3 in.) preformed chassis (with an added front panel) housed in a 28 by 28 by 46 cm (11 by 
11 by 18 in.) case. Figures 26 and 27 show suggested layouts for the Front Panel and the 
chassis assembly, rear, respectively. Although chassis layout is at the discretion of the 
individual, care should be taken in the placement of power supplies with regard to heat 
dissipation and in relative routing of a.c. power and video signal wiring. Figure 28 shows 
the basic chassis layout with the Front Panel attached. 
Circuit Cards 
For ease of construction and maintenance the circuits used in the APT Digital Scan Conver-
ter are packaged functionally and mounted on perforated circuit cards. It is strongly recom-
mended that pin and wire-wrap techniques be used when fabricating these cards and that 
good electronic packaging principles be followed in the layout of components. Figures 29 
through 34 show the general layout of the six circuit cards. 
The logic diagrams associated with circuit descriptions and the parts lists found in Appendix 
E can be used in determining component parameters and requirements. Appendix E sup-
plies parameters for major components, along with such criteria as tolerances, wattages, 
and construction characteristics of miscellaneous components. Values of these miscellaneous 
components are found on the individual logic diagrams. Vendor part numbers and names 
are provided only as an aid in identification when making local purchases of equivalent 
components. 
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Figure 26. Front Panel
51
-o 
E 
U, 
U, 
U, U, 
0 
CN 
CD 
LI 
52
>. 
E 
LII 
LII 
C 
0
C 
0 
U-
-o C 
In 
In 
-C 0 
CI 
U-
53
Figure 29. APT Digital Scan Adapter Control Card No. 1 
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Figure 30. APT Digital Scan Adapter Control Card No. 2
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Figure 32. APT Digital Scan Adapter Control Card No. 4
57
Figure 33. APT Digital Scan Adapter Control Card No. 5 
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Figure 34. APT Digital Scan Adapter Control Card No. 6
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Power Supplies 
Three standard, commercially available power supplies are mounted on the chassis. These 
provide -1-5, +15, and -15 volts d.c. and are modular-regulated and current-limited at 1.5, 
0. 7, and 0.7 amperes, respectively. The -12 volts d. c. for the Memory Registers are derived 
from the -15-volt-d.c. power supply by using a Darlington circuit. Figure 35 is a schematic 
of this power supply which is hard-wired on the underside of the chassis. 
Figure 35. -12-volt-d.c. Power Supply, Schematic Diagram 
Chassis Wiring 
Chassis and Front Panel wiring should be accomplished in accordance with figure 36. Pairs 
of wires carrying a.c. power and pairs of wires carrying video signals should be twisted. All 
other wiring is point-to-point and should be installed using standard practices. Table 1 is a 
tabulation of the wiring run list. 
Calibration Instructions 
The circuit design techniques incorporated in the design of the APT Digital Scan Converter 
render the equipment relatively immune to voltage drift due to temperature and aging. 
Therefore, calibration of the Converter is necessary only after the construction of the Con-
verter is complete or after equipment repair with the exception of the 2.4 kHz clock as 
described earlier. (Also, refer to Appendix E.) 
Calibration of this equipment is accomplished on a card-by-card basis and therefore, the 
calibration of the cards will be discussed in ascending numerical order. 
All 15-volt power supplies in the Converter should be adjusted to 15 volts ± 5 mV prior to 
calibrations.
Table I

Wiring Run List
Jack 
Piin
Ji 32 33 J4 J5 
1 Jl0l,J9-14, J3-5 J106,J4-13 J9-14,Jl-1,Jl01 
J5-1 
2 S1O2B-2 J3-6 
3 J5-3 J3-7 Jl-3 
4 S10213-3 J3-8 3107,31-11 
5 S102A-1 J3-10 J2-1 
6 S1O2A-2 J3-11 J2-2 
7 J3-12 32-3 
8 R108-ct J3-13 32-4 
9 SPG SPG SPG SPG SPG 
10 J1-13 32-5 R115-ct 
11 J107, J3-4 J1-17,J108 J2-6 R115-end 
12 35-12 31-15 J2-7 R116-ct J1-12 
13 J2-10 J1-16 J2-8 J106,J3-1 
14 J3-14 J2-14 
15 32-12 J3-15 J2-15 
16 J2-13 J3-16 32-16 
17 J108,J2-11 J3-17 J2-17 
18 33-18 J2-18 3102, J9-1 
19 S103A-1 J3-19 J2-19 
20 S103A-2 J3-20 32-20 3109, S102A-3 
21 S103A-3 J3-21 J2-21 
22 +5 V +5 V +5 V +5 V +5 V 
23 SPG SPG SPG SPG SPG 
24 -12V
-12V
-12V
-12V
-12V 
25 J104 34-32 
26 32-26 J1-26 
27 SIO3B-3 
28 S1O3B-2 
29 SIO3B-1 
30 Si 03-B-corn +15 V +15 V +15 V 
31
-iSV
-ISV
-iSV 
32 33-25 
33 31-34 
34 34-33 3103 
35 Freq. Std-6
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Table 1

Wiring Run List (continued) 
From To Function 
JIOl 31-I, J5-1, J9-14 Sync 
J102 J4-18, J94 Mod Video In 
3103 J4-34 Remod Video Out 
3104 Ji-25 Rec. Sync 
J105 Spare 
J106 34-13,33-i Video to A/D 
J107 Jl-il,J3-4 Load Osc. 
3108 Jl-17,J2-11 Dump Osc. 
J109 35-20, S102A-3 V/F Osc. 
JilO Spare 
R104 S1O2B-1-ct Load Start 
+5 V-end Load Start 
R108 31-8-ct Load Freq 
+5 V-end Load Freq 
R115 J4-10-ct Video Gain 
J4-1 1-end Video Gain 
Ri! 6 J4- 12-ct Black Level/Contrast 
-15 V-end Black Level/Contrast 
+15 V-end 
Si 02A-i J 1-5 Linear/Normalized 
Si 02A-2 J 1-6 Linear/Normalized 
Si 02A-3 35-20, J 109 Linear/Normalized 
S10213-1 R  04-ct Linear/Normalized 
51 0213-2 J 1-2 Linear/Normalized 
S10213-3 Ji-4 Linear/Normalized 
S103A-i 31-19 Line Rate 
S103A-2 31-20 Line Rate 
S103A-3 J1-21 Line Rate 
S10313-1 31-29 Line Rate 
S10313-2 31-28 Line Rate 
SI0313-3 J1-27 Line Rate 
SiO3A-com +5 V Line Rate 
S1O3B-com J1-30 
S104-1 J9-S VIS/IR 
S104-2 J9-D VIS/IR 
S104-3 J9-K VIS/IR
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Table 1
Wiring Run List (continued)
From To Function 
J9-D S104-2 
J9-K S104-3 
J9-S S104-1 
J9-1 J102, J4-18 
J9-3 -12 V Chassis Bus 
J9-4 GRD 
J9-5 +15V 
J9-14 J101,J5-1,J1-1
63 
R104 (LOAD START)	 R108 (LOAD FRED) 
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R115 (VIDEO GAIN) R116 (BLACK LEVEL/CONTRAST) 
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Figure 36. Chassis and Front Panel Wiring Diagram
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Card 1 
Refer to figure 25. 
Dump Clock Calibration 
1. Turn power switch to OFF. 
2. Connect the Digital Frequency meter to pin 17 of Card 1. 
3. Remove IC, U15. 
4. Set pin 2 of Ul 5 at +5 V. 
5. Set the LINE RATE switch to 96. 
6. Turn power switch to ON. 
7. Adjust R18 until 1650 ± 10 Hz is read on the Digital Frequency meter. 
8. Set LINE RATE switch to 120. 
9. Adjust RI 6 until 2060 ± 10 Hz is read on the Digital Frequency meter. 
10. Set LINE RATE switch to 240. 
11. Adjust R14 until 4110 ± 10 Hz is read on the Digital Frequency meter. 
12. Turn power switch to OFF. 
13. Reinstall Ui 5 after removing power from pin 2 of Ui 5. 
Load Start Calibration 
1. Turn power switch to OFF. 
2. Remove Card 6. 
3. Connect oscilloscope to pin 3 of Ul. 
4. Connect oscillator to pin 1, Card 1. 
5. Set oscillator to approximately 1 Hz. 
6. Adjust gain of oscillator from zero until the output of Ui can be seen on the 
oscilloscope. 
7. Set NORMAL/UN COR switch to UN COR. 
8. Turn power switch to ON. 
9. Replace R32 with a resistor that will adjust the pulse width of U  to 29.6 m/s. 
10. Turn power switch to OFF. 
11. Replace Card 6.
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Card 2 
No calibration is required for Card 2. 
Card 3 
Refer to figure 19. 
1. Turn power switch to OFF. 
2. Remove Cards 1 and 4. 
3. Connect d. c. voltage source, variable from -10 to +10 volts, to pin 1 of Card 3. 
4. Connect the d. c. digital voltmeter to the output of the variable ± 10 volt power 
supply. 
5. Connect pulse generator to pm 4 of Card 3. 
6. Set the pulse rep rate at approximately 3000 Hz. 
7. Set the pulse width of the pulse generator at approximately 10 s. 
8. Connect the oscilloscope to pin 57 of U!. 
9. Turn power switch to ON. 
10. Adjust voltage on pin 4 of Card 3 to -10 volts. 
11. Adjust R6 until a state change is observed on pin 57 of U  monitored by the 
oscilloscope, only as the voltage crosses zero volts ±5 mV, as the voltage is 
increased from -10 through zero volts. After crossing zero volts, a state change 
should be observed every 19.57 mV. 
12. Set the voltage at pin 4 of Ul to 11 volts. 
13. Adjust R2 until a state change is observed at pin 57 of Ul monitored on the 
oscilloscope, only as the voltage crosses 10 volts ± 5 mV, when the voltage is 
decreased from 11 volts through 10 volts. After crossing 10 volts, a state change 
should be observed for every decrease of 19.57 mV at pin 4 of UI. 
14. There is an interplay between R2 and R6; therefore, steps 10, 11, 12, and 13 
will have to be repeated until all interplay is removed. 
15. Turn power switch to OFF. 
16. Replace Cards I .
 and 4. 
Card 4 
Refer to figure 18. 
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I. Turn power switch to OFF. 
2. Connect special designed AM Modulator to pin 18 of Card 4. 
3. Determine the maximum peak-to-peak signal level expected at pin 18 of Card 1 
and adjust the output of the AM modulator to that value with approximately 
100 percent modulation. 
4. Set one oscillator at 2.4 kHz and the other at 100 Hz. 
5. Connect oscilloscope to pin 10 of U213. 
6. Turn power switch to ON. 
7. Adjust R5 so that the requirement specified in the Detailed Circuit Description 
section of Card 4 is met. 
8. Turn power switch to OFF. 
9. Connect oscilloscope to pin 12 of U3A. 
10. Turn power switch to ON. 
11. Adjust R 1 such that the peak-to-peak voltage at pin 12 of U3A is 10 volts. 
12. Turn power switch to OFF. 
13. Apply 10 volts to pin 32 of Card 1. 
14. Connect the oscilloscope to pin 12 of U413. 
15. Turn power switch to ON. 
16. Adjust R24 so that the peak-to-peak voltage of pin 12 of U413 is 10 volts. 
17. Adjust R39 to output a voltage representing white on the display monitor. 
18. Turn power switch to OFF. 
Card 5 
Refer to figure 13. 
I. Turn power switch to OFF. 
2. Remove Card 1. 
3. Connect the pulse generator to pin 3 of Card 5. 
4. Set the pulse generator to a 1 Hz rep rate and the pulse width to 10 us. 
5. Turn power switch to ON. 
6. Adjust R4 such that the output of UIA, pin 12, meets the requirement as speci
-
fied in the Detailed Circuit Description section of Card 5.
7. Also, adjust R13 to meet - the specified requirements. 
8. Turn power switch to OFF. 
9. Remove U2 from Card 5. 
10. From an external power supply, apply 10.3 volts d.c. ± 5 mV to the junction of 
R24, R26, R28, and R30. 
11. Turn power switch to ON. 
12. Adjust R54 so that the output of U4B, pin 10, is -10.3 volts ± 5 mV. 
13. Turn power switch to OFF. 
14. Replace Card 1. 
15. Remove Card 6. 
16. Connect the pulse generator at pin 1 of Card 1 and set the pulse generator rep 
rate at 1 Hz and the pulse width at 10 us. 
17. Connect pin 3 of Card 1 to the external sync input on the oscilloscope. 
18. Connect the output of U4A to one input of the dual-trace oscilloscope and the 
output of US, pin 15, to the other input. 
19. Turn power switch to ON. 
20. Adjust R35 of Card 5 so that the reset pulse of Card I is coincident with the 
return of the output of U4A, pin 12, to 10.3 volts. 
21. Turn power switch to OFF. 
22. Replace Card 6. 
Card 6 
Refer to figure 7. 
1. Connect the oscilloscope to LOAD OSC front panel output jack. 
2. Connect data signal to the front panel VIDEO input jack at the level used to 
calibrate Card 1. 
3. Turn power switch to ON. 
4. Set the front panel IR/VIS switch to IR. 
5. Adjust R33 until load pulses are seen on the oscilloscope. 
6. Set the Front Panel IR/VIS switch to VIS. 
'I']
7. Adjust R35 until load pulses are seen on the oscilloscope. 
8. Repeat steps 4, 5, 6, and 7 until the load pulses are seen on both JR and VIS 
with no further adjustment of R33. 
Goddard Space Flight Center 
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APPENDIX A

DERIVATION OF THE PANORAMIC DISTORTION COMPENSATION FUNCTION 
The geometric distortion caused by sensor scan and earth curvature can be removed from 
the scan normal to the orbit track by any of several operations performed at the ground 
station or in the spacecraft and with the data in either analog or digital form. The methods 
for geometric correction to compensate for earth curvature are pixel* stretching, linear inter-
polation, and extra element insertion; all three methods use a "piece-wise" expansion scheme. 
A detailed explanation of these methods may be found in "The Final Report, Low Cost 
VHRR/AVHRR Ground Station Study Program," April 10, 1974. The geometric correction 
technique used in this scan converter and discussed in the following paragraphs will be a 
form of the pixel stretching method. 
Figure A-1 illustrates the geometry of the spacecraft and earth and shows how the panoramic 
distortion of each scan of the radiometer is generated. It is obvious by inspection that as 
U changes at a constant rate, ds/dO increases from some finite number to infinity at the earth's 
edge. Pixel stretching in this system is accomplished by generating a frequency and time 
function where frequency is proportional to ds/dO and time is proportional to 0. Implemen-
ting this technique is relatively simple and does not have the inherent distortion found in the 
element insertion and linear interpolation methods. In this method each pulse period 
represents the same length of earth surface and is limited only by the resolution of the 
spacecraft scanner (pixel size) and bandwidth of the telemetry. 
Generating the function ds/d0,
Ii	 =	 9Ø0O+ 
0	 =	 0+0-900 , 
X =	 R cos 0, 
and
cosO
	
=	 Cos (0+0-90°)= sin (iP+0)	 (1) 
 sin 1icos0+cosL,sjn0. 
Using the Law of Sines,
sin 	 sin l' 
R	 A+R' (2) 
A+R 
sin, O	 =	 sin0, R 
element.
A-i
SPACECRAFT 
Figure A-i. Spacecraft and Earth Geometry 
(A + R)2 
sin2 1i 	 =	 sin20,	 ( 3) 
R2 
and
Cos 2 ,	 =	 1-sin2i. (4)
 Substituting equation 3 into equation 4 yields
(A + R)2 
cos2
	 sin  0 
R2 
=	 R2-(A+R)2sjn20 
R2 
and	 1 
cos	 =	 ± - [R2 - (A + R)2
 sin2 01 Y2
(5)  
A-2
By inspection of figure A-i it is seen that 
X	 =	 R cos .	 ( 
Substituting equation 1 into equation 6, 
X	 =	 R[sm 0 cos 0 + cos ,j' sin 0].	 (7) 
By substituting equation 2 and 5 into equation 7, equation 7 reduces to 
X	 =	 (A + R) sin 0 cos 0 ± [R2
 - (A + R)2 sin2 01 '2 sin 0, 
which further reduces to
1	 - 
X	 —(A+R) sin 20 ±[R2 .- (A+R)2 sin2 01 ½ sin 0.	 (8) 
For any given angle 0, X will take on two values, one at P and the other P' except at the 
tangent point (T) (figure A-i). Because only the ds/dO of the earth surface facing the 
spacecraft is pertinent to this problem, and, as Figure A-i shows, this is the smaller value 
of X, the positive sign will be dropped. Therefore, 
X	 = -- (A + R) sin 201 _.[R2
 - (A + R)2 sin2 0] % n 0 2	 (9) 
dx 
- =
	 (A + R) cos 2 0 - cos 0 [R2
 - (A + R)2
 sin2 01 ½ 
dO
-1- [-2(A+R)2 sin  cos 01 sin  
2
[R2 —(A+ R)2 5j 2 0] 
=	 (A + R) cos 2 _ [R2 - (A + R)2 sin 2 0 - (A + R)2 sill 01 cos 0 
[R2
 - (A + R)2
 sin2 01% 
A-3
and
dx	 (A+R)cos20- [R2 -2(A+R)2 sin2 01 cosO - = 
dO	 [R2 - (A + R)2
 sin2 0]V2 (10) 
By inspection of figure A-i, it can be seen that 
(ds)2	 (dx)2 + (dy)2, 
/ds\ 2	 /dy\ 2 
( — I = 1+1— \dx/	 \dx 
ds Ii+ 1.x2 
dx	 dx/ 
and
	
x2Iy2	 =	 R2.	 (11) 
Differentiating equation ii and solving for dy/dx, 
	
2xdx+2ydy	 =	 0, 
	
dx	 - 
	
(
dx
dy\2
l 	 'ky)	 R2 - 
A-4
and
ds I 
-	 =	
1+ dx	 R2 -x2 
= 
^ .2 R
-x	
(12) 
Substituting equation 9 into equation 12, 
-	
=	 (13) cis	
R2	
R2	 112 
dx
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(A^R)sin2o_[R2_(A+R)2sin2o]Y2sino] j 
and
ds	 ds	 dx 
-	
= -•--•	 (14) dO	 dx	 dO 
Substituting equations 10 and 13 into equation 14, 
ds	 R2	 1 -	 = [
	 [1 dO	 R2 - - (A + R) sin 2 0 - [R2	
2 X 
- (A+ R)2 sin 2 01 ½ sin 01 j 2 
[ (A+R)cos20 - R2 -2(A+R)2 .sin2 0 cos o] 
[R2
 - (A + R)2
 sin2 o] 1/2
(15) 
The application of ds/dO in this system is one of scaling the pixel at any angle 0 to the 
pixel at nadir. Therefore, it is obvious that ds/dO is normalized by determining ds/dO at 
0 = 00 and dividing equation 10 by that value. 
By inserting 0 for 0 into equation 15, 
ds fR2l R2 
dO 
nadir	
1 [J	 (R2] 4J =	 A 
A-S
ds	 - 
-	
- A, 
dOd. 
and
ds 
ds	 -	 dO 
dO	 A
norm 
The correction curve ds/dO norm is dependent on the altitude of the orbiting spacecraft. It 
is necessary, therefore, to determine a correction curve representative of each spacecraft 
monitored. The solution of equation 15 is a rigorous task if done by hand. Therefore, the 
following simple program which solves equation 15 has been included. 
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CONTROL I 
MAINPROGRAM FORT 
WRITE (6.70) 
70 FORMAT (1HI//5X.$SCAN HALF ANGLES 5x SCORRECTIONS.5X.SEARTH NORMAL 
.5a5X.$EARTH NORMAL ANGLE CHANGE$.5XeSEARTH SURFACE ANGLE CHANGES/) 
A- 780. 
R u 3437,5 
AINC - 0,0 
THIN - 0.0 
TMAX • ASLN(R/(A+R)) 
DELI • (TMAX)/100, 
99 B u SQRT(M*R_(A+R)**2*SIN(AINC)*SIN(AIMC)) 
C o R'R -2.*(A+R )**2*SIN(AINC)*SIN( AINC) 
V . 0,5* (A+R)*SIN(2.eAINC)B*SIN(AINC) 
YP.(A+R)*COS(2.*AINC)C*COS(AINC)/8 
.SP.YP*SOR1(R*R/(R*RY*Y) 
SPNORM • SP,'A 
WRITE (6.0) AINC.SPNORMaY.YP.SP 
20 FORMAT (E19.6,Elb.6,E17.6.E27.6eE31.6) 
AINCSAINC+DELT 
IF(AINC.GT.TMAX) GO TO 100 
GO 10 99 
100 WRITE (6&J0) TMAX 
30 FORMAT (///10X.STHE MAXIMUM SCAN HALF A NGLE IS$.E14.6) 
STOP 
END 
SPECIAL ALLOC. 
SUBROUTINES
ASIN 
SORT 
SIN 
COS 
CONSTANTS 
CMN BLK NAMES 
EQUV, ALLOC. 
SCALAR ALLOC
FORT 
A 
R 
AINC 
IMIN 
TMAX 
DELI 
b 
C 
V 
VP 
SP 
S P NORM 
ARRAY ALLOC 
TEMP
A-7
SCAN HALF ANGLE CORRLCTTUN CARlA	 NORIAl. EARTH NORMAL ANGLE CHANGE EARTH SURFACE ANGLE CHANGE 
AERA 0.AAAESE01 MEOW 7AAA0AER3 
g.R52816HA2 A.IRAAI2EAI R.A322REA1 A.1dAAR5E A.76RRA7EeJ 
5.ISRSH3G-Ai A.lA'A5ALAi A.IA8663EI2 A.1dAJ6Cd3 
0.285845L-Al A.IAALI2EAI A.A2AAEU2 .78A8b5EA3 
0.351126tA1 S.lA199EG1 A.AR7472E2 A.?01521EdJ R.781550ERJ 
g .A76 g AN-Al A. jAJl ICAI A.J7lR75E.2 A.7AAJ7SEAJ A.824S4CRJ 0 5 1690,_  I
.IC4448EAl 0.A46571E2 A.7AJA2dLJ A.783495EiiJ 0.666971	 .01
A.IAAHIIEAI A.H2127AEA2 A.184b/2EA3 R.764752ERJ
0.76225J	 -41 A.IAUAREAI A.A9NlAEA2 A.786111EA3
6
0.657535	 -41 E.I0I0I2EAI A.H7U85E72 A.7A71ASEA3 tA.7878A6E5J 
@.952R1bdl .iAlb2EA1 A./4N22AA'2 A.1ARSUAAA3
970
S.IRASIAERG A.11SI8EAl A.52155QU2 1.79l6iAEA 0.19I84ICSJ 
7.114330EA€ A.IAIAIIEUL A.d9?dH7E2 A.7AiAA3 A.794123E0J 
S.l28NAEA .lA213ALAl A.A728A2U2 A./96A95CdJ A.1SNSISERJ
.I39'EA G.12477EA1 A.IA4R8AE73 A.79854dLdJ
W
R.t42R2EA 0205	 E.1 .Il25lE3 £.AALHIIEAJ A.8R2241E54 
Z.5245lEAA A.1A354 El: 1 A.l2AlHAE3 A.oA4 
beg 
EA3 6.6R561C0J 
1.16I97AEAA .143N85A1 A.l2764QE3 A.AA8IHSLAJ 
A.17l5A/EA G.IIAIAAEUI
a 1	
586,,E/' .dl17A4E4J E.S123JSERJ 
?.l8lA J E AA A.lH'36EA1 A.14JI8E?3 A.81545A1A3 
U.I9564E l.1.l15oEGl '.151AE3 .09427E0J 
2J.2AQA9IEA9 R.1d1A8EC1 0.158934€3 A.AU3S4ACAJ 6.524542L04 
S.20966EAA Z.lHOlLAl A.I66622E13 A.dUdN4EA3 A.529A11L5J 
T.2I9I4AEAA A.IAAAA7.ECI A.I747I5E.3 G.8J2796EA3 
.22Rb7oEA A.U756El .l52b73E3 A.d4//ALAJ 0.8389J6C4 
U.2382AAEA A.lAo	 39E 5l A.LRA68Af3 A.842964EAJ A.A4A2A4CRJ 
.2477JAAdA H.i8A57LA1 6.1987AE3 A.AAHA44EAJ 
H.257204E44 6.191IlEUA A.2ANRAQEA3 .8,41A/LAJ E.855747EA4 
U.26678E& .tIAAd2AI .I5ll7E3 A.8NA231C61 0.8619810J 
0.27631/E66 A.11l432E01 A.2324/3 A.HbbS5AC(6J A.RAA3A7CRJ
A.5R5HA5EAA A.112	 CAl A.A3153*E?3 0613I7SEAJ
5103
0.29537JEd A.IlJlAEl A.A39R83E'3 A..AAAIAAAAJ A.S522S5EA 
.)A4RA1LAA A.11AlLLl A.AASJA1EA3 A.AA7JA9CAJ A.8696/ERJ 
lL3l44Ed' A.IISA55EAI .A5b79AEl3 A.d54A22CdJ 
.323R/EdA A.IIOAS4EAL A.A6535RE] d.AA2AJ4EAJ A.9055JbER) 
.348HE6 .111lUAtl .l.A74AAE?3 A.9LIA9NEAJ A.9l4AA4CJ 
H.343AllEA 2.11HJ14E.1 A.282722E3 A.919/2ILAJ 0.922848 
3525AAEAA A.IIA4OSeAI A.A9l52E?3 A.A8123CA5 0.9200 A.92RAlCRJ 
lL62A7AEAA .I2/33EAl A.JAAA2IE?3 A.YJAIISEAJ 
H.37I591EAA Z.l2AA23E.l 4.A9405E.3 A .A A7AI4CJ 
R.3SII2OEAA A.l2JbAE..l A.J18A8TE13 A.A58i35LA 0.962214E04 
.9US5SEA1 A.I2A/73Eil d.J2756REA3 A.AS81UbCAJ 0.973257ER4 
.402IAJE64 A.I2bA38El A.J3bU45EA3 ?.A/9SIAEAJ 
4.4097IIEAA ..l27/S7El 444634IE3 .99liAtAJ 0.9965AAERJ 
?.41923NEA .129J62EUl A.J5bHASEl3 i.lAASbAA4 
l.42875/E6A .13IO27El A.JS5A6ClJ A.14I522tA4 
_43829EAA U.132765E01 A.J75211E'O A.IO24J6E64 R.1A3557ER4 
R.44782AEA .I34b79EL .JH5aHE.3 £.1A4JIICAA 
A.45735AEA .IJb474LAl 4Q5/9f3 A.IAS/44LA4 
R.4HS8HAEAA
 
9.I3N452E.l 0.4052HE3 A.lA74AAl4 
.47N4AOCAA A.I4AS2EAl A.AI35E3 A.IAHUA2LAA A.IARAA5EA4 
.A8SUJSEAA A.I4H8E)t A.A2A974E3 .11A44LAA A.1II2AICRA 
?.R54bAEA1 .I4AA39E)I A.')b5?7E3 A.II2LJ7CAA 
R.SAASRJEAA A.IA7JA2LAI .AA7J4€i3 1.113916LA4 A.II4SASLR4 
.514521E0A 1.149/7AEAI .A5828AE3 .11578IEAA 0.1168W4 
E 
04 
.5244AEAA 2.15J62i A.A69AEA3 ..111/A9EA4 A.1158421R4 
A.535?/EAA A.I55073E.1 A.ASA725El] A.119/S9EA4 R.12A957EA4 
1.541ACAA .I57YI5Ai .4922OSE3 A.lI9AAA4 
A.SS2N3JEAA '.l6S5L.l A.H.3H6E3 A.lAlA7LAA 
A.SN2ISIEAA e.lHA63EI ..NI5R9OA3 A.lS4U9LAA 
4.57169AEA A.I67J.At0I t.,2U/CNE 1.lAAbIld4
A	
10500E 
ILS8I2IAEAA .17ibI€t A.A/A7E3 .I.,l,JiCa4 
o H.5R74OEAA ..I7AJU3L.l A.53l3HE7 .1	 4 A.l36A7ER4 
0.6 AA274AAA .1762I8 EL1 1.HUb16ER3 A.IJ1ll2A4 
.bA5HA€AA .l8224HL..I .N7S7j/3 .l4Al21A4 A.142154E0A 
.6jR3$4EA1 A.lHbj.I A.92717E/
1 391L4
4.1454/IEA4 
A.b2HR5LAA l.IRAA9;I £.b6583,J A.LAUb3NLCA 4.148914C04 
1Lb3R35/CAA A.l9/AIEAI .N2A72l& A.lIb8AA 0.1526/8C4 
.6479ISEAA A.2Vib9E.l .6J52""3 £.IJ9AJAd 4.I56600C04 
R.65744EAA A.2AOLAACAI A.bbiI,HE3 A.IS7SbUA 
2.16697IE01 2 1 
1
A.5b5295E13 A.IS2ASALA4 A.IbSI/JCRA 
?.b7t4HEAA .2I7/7U.
L.I
.S8LUA5A/3 .IbbbIA 4.I6987CA4 
?.b86o2OEA i.U2A89l A.NQ73E3 .I/lJSEA4 A.174808E54 0 695550	 0Z
A.231A35t41 e./l358E13 A.1/b/UEAA 
.7AlA8*EAA 1236J44 'j A./3S3NE/3 .lOIoHdl6A A.l85S8CR4 
.71A6lAEA .24bl8ZE.I ./AU2lAE/J ..IA/AI6LAA 4.192 
ago
 E A 
.72AI4AEAA 7.25Ab9El A./bbJ64Efl .lA3,HHEA A.l9R5b4CE 
.7336NOEAA ?.2Hio5ALS ./Ubl2lCfl .2dA24AA 
?.7A319/EAA .273432El A.RA4b1t/3 t.A1JLA4 A.2132/7CE14 
A.TS272SEAA C.2FAIH1l .H2'CS3E?J A.AISAHSLA4 A.221544E5A 
R.Z622SJEAA A.2AblbCl £.OA5537I'3 A.242lEAA 
U.7717b1EAA A.3AAASAELI ..Rb72b2E73 A.AJ2SANLAR 
l.78t3AACA A.32I/SHEiI A.HRUH7IC,3 .2A2422LAA 4.2509/7AJAA 
.7908J/EAZ A.33bUA1E1 0.I479E'J .AJ2AAEA 4.2627JbCA 
R.HRA3USEAA .35S494EAl A.	
361 
73E? 1.Ab52EAA 0.275725E4 
7.8598AL4 U.J7IOAAC.1 A.9b4ANRE'/3 G./8bAbLA4 A.2RAIS2CR4
H.HIRA2AEAA A.392bb4Ek1 A.ARIS9AEH3 .29JAb6LA4 65. J062
/ 8
R.82R9bEAA .4iYULLI d.IA2AAIEUA A.3AAH2AEAA A.J2AIJ2ERA 
?.R3HATAEAA A.4ASJbSE1 A.lA5A4AA .JA8bJ?LA4 A.J45A4ACIE 
'.HARAAOEAA .A72oA3LAl A.lAS27E.'4 A.J4AAS8CA4 
A.85753AEAA A.5U7/SNEAI 0.1117151V4 A.J/AS5AEAA 
7.8670UJE46 .S4OA33EAl A.1ISA2IEA4 A.4AJ,$AJEA4 10.428245E:4
T.876591EAA A.URAJ79EAI A.119A2i.A4 A.4J7b54LA4 A.4NS7JNERA 
H.R&AIIAEAA A.658534EU1 A.123?84E?4 A.4IN27ACA4 M'.6956 A/  A
C.73AA4AE.l A.12858RE14 A.5J1121LA4 4.57 
27A7 
F 
a 
R.9A5I7SEAU A.832H3RCAI A.13U53EA4 A.96jIflA4 A.A494S7E4 
R.RIA7AJEAA Z.US747SEAI A.LAAAA2EA4 A.HRAIAREA4 A.7S46JAERA 
1.92423AE06 .1lU/I4EA ll.IA72IREA4 A.8A2199EA4 0.91052 
9
R.R33TNAEAA A.15A552EA2 A.156A15554 A.lA4A8EA5 A.l17SHERS 
.R426oEAA A.22AIAAEAA A.lU19R1€4 A.lS22bEAS A.l77R1ACS 
2.9528IHEAA 0.80U/5UEAJ 0.198V82	 04 A.514293EA5
THE MAXIMUM SCAN HALF AGULL IS
	
A.QS2AI6EUA
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APPENDIX B

WAVE SHAPING NETWORK CALCULATIONS 
INTRODUCTION 
To correct for geographic panoramic distortion, the wave shaping network of the panoramic 
distortion correction card (card 5) of the scan converter must be tailored to the orbit of 
the spacecraft being monitored. Appendix A illustrates how to generate the correction func-
tion ds/dO and this appendix will show how to implement it. The following is a design pro-
cedure which could be followed to design a network which will generate the desired correc-
tion curve. This example uses an orbit of 1443 km (780 nmi) above the earth's surface and 
an earth radius of 6359.4 km (3437.5 nmi). 
PROCEDURE 
An accurate curve must be plotted from the computer printout data in Appendix A as 
shown in figure B-1, and then the portion of the earth's surface to be analyzed must be 
determined. (In this example, 90 percent of the surface was chosen.) Five line segments 
fitted for minimum error must be laid out, and the points of intersection of the line seg-
ments found (see figure B-l). For this example, these points are as shown in Table B-i. 
Table B-I
Angular Displacement vs. Rate Change of Earth's Surface, Absolute Values 
0 ds/dt norm 
0.0 1.01 
0.2 1.01 
0.43 1.28 
0.615 1.82 
0.77 2.96 
0.855 4.74
Because 0 changes at a constant rate, it is proportioned to time. In an analog system, if an 
operation is to be performed on a function, the function should be represented by a voltage, 
and 0 is no exception to this rule. A ramp generator is used to accomplish this function. 
Because ds/d0 is the same for either plus or minus values of 0, the ramp generator is designed 
to be symmetrical about the nadir point. Figure B-2 depicts this, showing the desired volt-
age versus 0 values representing the breakpoints of the approximate correction curve of 
figure B-l. The maximum angle of 0.855 rad will be represented by 10.3 V because this is 
the maximum output of amplifier U1B of the panoramic distortion correction card (card 5). 
The angular displacement 0 represented as a voltage vs. the rate change of the earth's surface 
represented as a current is shown in Table B-2. 
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VOLTS 
U IN HAD .b5 .17	 .515	 .43	 .2 
f.8 
85.5-
122.3 
153.1
170
0	 -.2 
TIME 
J
IN ms
-.43	 -.615	 -.77-.855 
Figure 8-2. Correction Curve Breakpoints 
The intermediate values of U were calculated by the following equation:

	
V. 	 0 
10.3 - 8.55
(1) 
1 
V. =
0.3 
0- 
	
"	
8.55 
After generating a voltage function representing 0, it will be necessary to generate a function 
representing the correction curve itself. This is accomplished by diodes which switch in 
resistor networks, changing the rate of current into the summing operational amplifier U3A 
(see figure B-3). 
The current out of the first network is arbitrary and was selected to be 100 pa when the 
voltage across the resistor network is 5. 180 V. The other values were calculated using 
equation 9.
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	VOLTS 10.3 9.27	 7.409	 5.180	 2.409	 .2.409	 -5.180	 -7.409 -9.27 -10.3 
	
.855 .77	 .615	 .43	 .2	 0	 -.2	 -.43	 -.615	 -.77 -.855 
Figure B-3. V versus 10 Out of the Diode Networkin
Table B-2 
Angular Displacement U vs. Rate Change of Earth's Surface, Representative Values 
0 V. In I0 
o 0 0 
0.2 2.409 0 
0.43 5.180 100 
0.615 7.409 300 
0.77 9.27 722 
0.855 10.3 1380
RESISTOR NETWORK CALCULATIONS 
Table B-3 shows the portion of the total current that each resistor network of the diode 
shaper supplies to the input of the summing operational amplifier at the specified break-
point. (The values were carried out to four places to avoid accumulation of errors in cal-
culations.) Figure B-4 shows the basic resistor network. 
B-4 
0 0 0 0 
Figure 8-4. Basic Resistor Network 
Table B-3

Breakpoints of Resistor Network 
Stage
Voltage Breakpoints 
2.409 5.18 7.409 9.276 10.3 
* 0 100 299.8 721.85 1380.7 
I 0 100 200.22 284.67 331.07 
II 0 0 99.68 217.86 283.34 
III 0 0 0 219.32 421.23 
IV 0 0 0 0 345.06
*Total current out of the diode shaping network.
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Ii
The diodes selected were of the 1N4446 type and have the following voltage current 
characteristics:
ln(ID X i09) 
eD =
	
	 (2) 
10 In 10. 
where e  is the forward drop across the diode with 'D (the forward current) flowing 
through it. The current provided by each leg of the shaping network is shown in figure 
B-5.
v1, V2 
V3 
Figure B-5. Shaping Network Current 
Because the current from each resistor network is fed into the input of a summing opera-
tional amplifier (figure B-4), and because the input to a summing operational amplifier 
may be taken to be ground potential, the cathodes of the diodes are considered to be at 
ground potential. V 1 represents the potential at eL when e  is at ground potential, and 
V2 represents the potential at eL when e  is above ground potential. When e  equals 
ground potential,
R1 -	 R2 
or	 1 
R2 V 31	 (3) 
when e  > ground potential.
211D Rl+eD	
(4) 
B-6	 -
and
11R2 = V3 +eD, (5) 
V3 + e 
I
	
1	 p
2 
Substituting equation 5 into equation 4, 
IV+eD 
V2=R1	 +1 
L R2	
Dj I-e D ,	 ( 6) 
and substituting equation 3 into equation 6, 
[vi 
V = R - 2	 1 V3R1 (V3 +eu) +I D] +eD, 
V
 +1 R +e 
V 3 (V 3 D) D 1 D 
VIeD 
V 2 = V1 I__+eD-I-IDRl, 
V2 = 1 +(-+) eD+IDR1, 
solving for R1
1v1 \ 
V2 V 1 - I--+ 1I e  
\V3 / 
R1	
1D 
solving for 
'D
(V1
v-v _-
V3 
=	 (8) 
R1 
Substituting equation 2 into equation 7,
( V 1 	 in (1O_ID)] 
	
V2- v1-	 _ ij [ioiioi
(7) 
R 1 =
B-7
Substituting equation 2 into equation 8
1v1	 \ 1n(i0ID
= V2 - V 1 - I - + 1 
\V2 ) [ ioioi 
CALCULATING STAGE 1 
V, =2.409 
V2 = 5.18 
=15	 rv, 1 
i =10 4	 V2_Vi_[	 +	 10h110 
3 
	
12.409 
15 
	
in i05 
	
5.18-2.409--+1	 lOinlO 
=  1	 =21907 
R 1 21.9 U2
V3
	
is 
R = — R = 2	 2.407 
R2 136 k2 
The current through resistor network No. I must now be calculated for the other break-
point voltages of the other resistor networks. Because the current in resistor network No. 1 
is not known for the other breakpoint voltages and as a direct solution for 
'D in equation 7 
is nearly impossible, the trial-and-error approach was used. 
The steps in the trial-and-error method are as follows: 
(1) Let eD equal 0.5 V. 
(2) Calculate 
'D from equation 7. 
(3) With the resulting 
'D of step 2, calculate 'D from equation 7. 
(4) Repeat steps 2 and 3 until the value of eD and 'D satisfies both equations 2 and 
7. 
An inspection of equation 2 shows that the value of e  is only slightly changed with a 
large change of current (1D) in the region of 100 pa. For this reason, the solution converges 
very rapidly and may be completed in as few as four iterations.
(9) 
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The calculations for I in stage 1 at the 7.409-V breakpoint are as follows: 
First approximation is
[V3 
v1	
]eD V2 -V1 -- + 1 
=
R1 
D 
In-
10-9 
e D =
In 10+0 
D
r 
iS 
2.4o9 1 
7.409-2.409- I-+ ii
J
 0.5 L 
21.9X 103 
2.01812X 104 
2.01812X 104 
In
10-y eD =
In 1010 
e  = 0.5305. 
Second approximation is
r 
i5	 J 
2.409 -1 
7.409 - 2.409 - I	 + 1 I 0.5305 
L 
= 2.0019 
21.9 X 103 
2.0019 X 10-4 
In
1 
eD
	
	
= 5.3014. 
In 1010 
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Third approximation is
F2.46 1 5-F2.
 +1 15.3014 
L15
 J 
=
21.9X 103 
= 2.0021 
2.0021 X 10 
In
109 e D =
In 10.'° 
= 5.3014. 
The calculations for 
'D in stage 1 at the 9.276-V breakpoint are as follows: 
First approximation is
[VI
	
-1 
v2-v1----+i I e  
3 j 
R1 
= 
Second approximation is
r2.4o9 
9.276-2.409- I
	
+11 0.5 
L15	 J 
21.9 X 103 
= 2.8706 
2.8706 X 10 
In
io.9 e D =
In 1010 
eD = 0.54579.
r2.409 1 
9.276-2.409- I
	
+11 0.54523 L 15	 J 
21.9 X iø 
= 2.84636X 104 
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2.84636X 104 
In
109 
eD	 In 10'0 
= 0.545429. 
Third approximation is
12.409 1 
9.276-2.409- I
	
+11 0.54159 
L15	 J 
=
21.9X 103 
= 2.84673 X 10 
e 	
0.545432. 
The calculations for I 0 in stage 1 at the 10.3-V breakpoint are as follows: 
First approximation is
[V3
vV2- V1 - 	 1 I eD
 j 
=
R1
2.409 1 
10.3-2.409- -+1 0.5 
115 
21.9 X 103 
3.07324X 10-4 
3.07324X 10-4 
In
10-9 
eD =
in 1010 
= 0.548759676. 
Second approximation is
12.409	 -1 
	
10.3-2.409- I
	
+11 0.54876 
L15	 J 1= D	 21.5 
= 3.31237X 10
B-il
3.31237X 10 
- in
iü-
eD =
In 1010 
= 0.5520140. 
Third approximation is
r2.4o9 1 
	
10.3-2.409- I
	
+11 0.5520140 
=
	 L15	 J 
21.9X 109 
= 3.310654X 104 
1n3.310654X 10 4 X 109 
e D =
1010 
= 0.55199138. 
Fourth approximation is
2.409 
	
F 	 1 10.3- 2.409 - I-.-. + ii 0.55199178 
	
L15	 J 
D	 21.9X 103 
= 3.310666X 10 
1n3.310666X 10 4 X 109 
D=  In 1010 
= 0.5519915. 
The calculations for the other stages are accomplished in the same manner and are as listed 
in Table B- 1.
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APPENDIX C
TEST EQUIPMENT 
VOLT METERSNOM 
Digital Volt Meter 
Minimum requirements: 
Range: 0to20V 
Resolution: 1% of Full Scale 
Acceptable Instrument: Data Precision; model 24J or equivalent 
Analog Volt-Ohm Meters (2 each) 
Minimum requirements: 
AC-DC Voltage Range: 0 to 300 V in 8 ranges, each range attenuation = 10 dB 
Resistance Range: 0 to I M2 
Meter Calibrated in dB. 
Acceptable Instrument: Heath-Schiumbeger; model SUR 666 or equivalent 
SIGNAL SOURCES 
Audio Oscillators (2 each) 
Minimum requirements: 
Sine Wave Output 
Range: 1 Hz to 10 kHz 
Voltage Range: 0 to 2 V peak to peak 
Acceptable Instrument: HP model 200 AB or equivalent 
AM Modulator (Special Design) 
Figure C-I is a schematic of a circuit which can easily be constructed and will serve as the 
test signal source when configured as shown in figure C-2. 
Pulse Generator 
Minimum Requirements: 
Pulse Amplitude: -20 V maximum 
Polarity: positive or negative 
Pulse Width: -15 ns - 40 ms 
Rep. Rate: 0-10KC 
Acceptable Instrument: Hewlett-Packard; model 1917A or equivalent 
C-1
-15V 
20 K 
INPUT 0
— Vv\'-
10 K
10K
+15 V 
1 -
	 13 
U1A	 12 
2 
f
+ 
4 
-15 V 
l 	
2.4 kHz H
10K 
+15V 
7N 
10K	 10
OUTPUT 
10K
-15V 
10K	
'-r1 IN 3704 
1K 
U7A7747393 
Figure c-i. Test Signal Source Schematic 
	
0	 0 
	
TI0 kHz	 AM MODULATOR	 2 
OSCILLATOR 
Figure C-2. Test Signal Source Configuration 
OSCILLOSCOPE 
Minimum Requirements 
Bandwidth: dc to 500 kHz, two channel displays 
Vertical amplifier 
Sweep mode 
Sweep frequency by internal or external signals 
Bandwidth: dc to 50 kHz 
Acceptable Instrument: Tektronix; model 221 
DIGITAL COUNTER 
Minimum Requirements: 
Range: 0 t 10 kHz 
Acceptable Instrument: Hewlett-Packard; model 5245L or equivalent 
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APPENDIX D 
CIRCUIT DESCRIPTION 
The logic used in the scan converter is "positive logic" and therefore logic "l's" are repre-
sented by positive voltage levels and logic "U's" are represented by 0 voltage levels. The 
integrated circuit types most often found in the scan converter are NAND, AND, OR, NOR, 
D type flip-flops, a.c. coupled flip-flops, summing operational amplifiers and integrating 
operational amplifiers. The following is a description of each of these circuits. 
NAND GATE
vouti V. 
In 2IIIIDG_  
AND GATE 
V.:; "1D- Vout
TRUTH TABLE 
V. V. in V
out1 
o 0 1 
o 1 
1 0 1 
1 1 0 
TRUTH TABLE 
V. in V. Vout  
o 0 0 
0 1 0 
1 0 0 
1 1 1
D-1
OR GATE 
v in	
V 
NOR GATE
out 1 
V. in
TRUTH TABLE 
yin1 yin2 vo1ut 
o 0 0 
o 1 1 
1 0 1 
1 1 1 
TRUTH TABLE 
V. in 2 Vout1 
0 1 
0 1 0 
1 0 0 
1 1 0 
D-Type Flip-Flop	 TRUTH TABLE 
SET 
D	 0 
CLOCK 
RESET
Set Reset t t1 
D Q 
0 0 0 0 1 
0 0 1 1 0
D-2
INPUT 
PULSE 
Vin 
AC Coupled Flip-Flop 
Vin.
TRUTH TABLE 
t tn+1 
in I V.. 
"2
Q 
0 0 01 
0 1 1 0 
1 0 Not allowed 
1 1 Not allowed 
e. in 1 
e.
"'2
SUMMING OPERATIONAL AMPLIFIER 
R3 
12
e0 
e. -E e. in in E 
= i •	 - I1=—i-i -- R1 
C. -E
1fl2 
12
- 
-
- 
R2 R2 R2
13 
= 
I 
I 
+ 12 - 14 
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e. C. in 
+ ] E - I (1)
E 13 R3 + e0 
E	 e 
1= —
 --	 (2) 
R3	 R3 
Substituting equation (2) into equation (1) 
e.	 e. 1fl 1 	 in2	 Ii	 1 I	 E	 e0 
- +— -1--1---I E-I =- -- 
R2	 R2j	 R3	 R3 
e.	 e.	 - e0	 in1	 rn2	 I i1
	 1 
-=—+— -I--
	 E R3	 R1	 R2	 [R1	 R2	 R3 
If RA = internal resistance of the input to the amplifier, 
then	
E = I4RA 
e0 
I = --
A 
e0 
E = -- RA A 
e.	 r e0	 in	 e.1 	 in2	 i	 1	 1	 i e0 
-- = - + - -I— + - + R3	 R2	 L'i	 R2	 R3J A A	 (3) 
and since
eo 
-  A R A 
and if the gain of the amplifier is very large, E approaches zero and equation (3) reduces to 
[ein,
	 1
R3'i 	 R2J 
which shows that the output of the amplifier e0 is the sum of the input voltage e. and e. in 
scaled by R 1 , R2 , and R3.
D-4 
e,
e0 
INTEGRATOR OPERATIONAL AMPLIFIER 
q 
	
The voltage (Va) across capacitor C is V =	 where q is the charge across the capacitor 
and c is the value of the capacitance in farads. By definition 
dq 
	
dt	 2 
dq = I2dt 
q f12 dt 
if 
V C — IIdt 
By inspection of the figure shown above 
E = V + e0 
12 = Ii - 13	 (1) 
e0E-VC 
e0
 = E -	 2 d	 (2) J 
Further inspection shows
E;= I3RA 
where RA is the internal resistance of the amplifier 
13 = 
D-5
and	 e0 = - 1 3 A 
e0 
so	 -	 13 = 
Therefore,
eORA 
	
E = ----	 (3) 
Substituting equation (1) and (3) into equation (2) 
e0 RA 
e
A 
-	
- 13) dt = eORA	 !
f(I e0 \ 
	
- 	 dt	 (4) A	 C	 1	 Al 
ein = 11 R 1 + E 
e. -E	 C. in	 in 
	
1=	 = - --
	
1	 R1	 R1	 R1 
Substituting equation (5) into equation (4) 
	
eORA	
-
+ -I dt	 (6) 
	
A	 CI(R1RI	 A/ 
CO = - - 
Substituting equation (3) into equation (6) 
	
eORA	
1ein	
eORA	 e0 
	
e0 =	
-	 (- + - +	 dt	 (7) 
— 
	
A	 C f \R	 AR1	 Al 
If A is very large, equation (7) reduces to 
,e. 
	
ilin
	
fe.e	 -v--- dt	 -	 dt 
°C.JR	 RCin 
D-6
showing that the output voltage of the integrator operational amplifier is the inverse inte-
gral of the input voltage scaled by the resistor R and capacitor C. 
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APPENDIX E 
APT DIGITAL SCAN CONVERTER PARTS LIST 
Card 1 
Symbol Description Part No. Vendor 
R14, 16, 18 Potentiometers, trimming, 50K 6034 Amphenol 
Ui, 3, 8, 13, 14, 15 Timer/delays NE555V Signetics 
U2, 4, 7, 12 NOR gates, quad input CD4001AE RCA 
US, 9 Counter, Binary, 14 stage, ripple CD4020AE RCA 
U6 Dual D, flip-flop/set-reset CD401 3AE RCA 
U16 Counter, Binary, 12 stage, ripple CD4040AE RCA 
U17 NAND gate CD4048 RCA 
U18 NAND gate CD4012 RCA 
Qi Transistor, NPN, silicon 2N3565 - 
- Resistors, 1/4 W, 5 percent - - 
- *Capacitors, j.tf, Mylar film, - - 
epoxy-encased 
pf, silvered mica 
Card 2 
Symbol Description Part No. Vendor 
U! through U24 
U25, 26, 27
Shift Register, 1024-bit 
AND/OR select gates, quad
2533V 
CD4019AE
Signetics 
RCA
*pacitorsAll capacitors above 1000 pf. are to be Mylar film, epoxy-encased. Those below this value are silvered mica. 
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Card 3 
Symbol Description Part No. Vendor 
R2, R6	 . Potentiometers, Linear, 10 K 3006W Bourns 
Ui Analog to Digital Converter, 8-bit ZD460 Zeltex 
U2 Digital to Analog Converter, 8-bit DAC371-8 Hybrid System 
U3 Amplifier, operational, single U5137741393 Fairchild 
- Resistors, 1/4 W, 5 percent - - 
*Capacitors ,
 jif, Mylar film, - - 
epoxy-encased 
pf, silvered mica 
Card 4 
Symbol Description Part No. Vendor 
CR1, 2 Diodes, silicon 1N3604 - 
Qi Transistor, NPN, silicon 2N3704 - 
RI and R24 Potentiometers, Linear, 10 K 3006W Bourns 
R39 Potentiometer, Linear, 1 K 3006W Bourns 
U  through U4 Amplifiers, operational, dual U7A7747393 Fairchild 
- Resistors, 1/4W, 5 percent - - 
- *Capacitors, j.tf, Mylar film, - - 
epoxy-encased 
pf, silvered mica 
Card 5 
Symbol Description Part No. Vendor 
CR1 through CR8 Diodes, silicon 1N3604 - 
CR9 Diode, zener, 6.8 V LVA68A - 
Q2, 3, 4 Transistors, NPN, silicon 2N2219 - 
U! through U5 Amplifiers, operational, dual U7A7747393 Fairchild 
U6 Timer/delay NE555V Signetics 
- Resistors, 1/4 W, 5 percent - - 
 * Capacitors, j.tf, Mylar film, - - 
epoxy-encased 
pf, silvered mica
*pacitors_Ail capacitors above 1000 pf. are to be Mylar film, epoxy-encased. Those below this value are silvered mica. 
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Card 6 
Symbol Description Part No. Vendor 
CR1 through CR8 Diodes, silicon 1N3604 - 
Qi Transistor, NPN, silicon 2N3702 - 
R33 Potentiometer, Linear, 10 K 3006W Bourns 
U! through U5 Amplifiers, operational, single U5137741393 Fairchild 
U6, U7 Dual D, flip-flop/set-reset CD4013AE RCA 
U8 NOR gate, quad input CD4001AE RCA 
U9, 10, 11 Timer/delays NE555V Signetics 
- Resistors, ¼ W, 5 percent - - 
— *Capacitors, j.tf, Mylar film, - - 
epoxy-encased 
pf, silvered mica 
Power Supplies/Precision Clock 
Symbol Description Part No. Vendor 
- Power supplies (2), standard, SP 15-15 Standard Power, 
input 115/230 V at 47 to Inc. 
440 Hz, 15 Vat 0.7 amps 
- Power supply, standard, input SP15-5 Standard Power, 
115/230 V at 47 to 440 Hz, Inc. 
5 V at 1.5 amps 
- Precision Clock, 2.4 kHz 9ELEFS32 American Time 
Clock
*pacitors_All capacitors above 1000 pf. are to be Mylar film, epoxy-encased. Those below this value are silvered mica. 
E-3 
Front Panel 
Symbol Description Part No. Vendor 
JiOl through J 	 10 Connectors, BNC, 56 ohms UG/U 31-221 Amphenol 
(Front and Rear Panels) 
R104 Potentiometer, 500 K, single 5 O4UA Allen-Bradley 
turn 
R108 Potentiometer, 50 K, single 503UA Allen-Bradley 
turn 
RI 15 Potentiometer, 20 K, 10 turn, 3400 Bourns 
w/dial 
R116 Potentiometer, 2K, 10 turn, 3400 Bourns 
w/dial 
S101 Power Switch, toggle, SPST MST215N ALCO 
S102 NOR/UN COR Switch, toggle, MST215N ALCO 
DPDT 
S103 Switch, Rotary, 2-5 positions T206 CTS 
S104 VIS/IR Switch, toggle, SPDT MST1 15D ALCO
E4	 NASA-Langley, 1975 
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